While most of the ASIC industry is focused on solving timing and congestion problems at the netlist level, LSI Logic has developed and deployed an innovative methodology to resolve these physical ...
SAN MATEO, Calif. — In conjunction with Tera Systems Inc., LSI Logic Corp. has put together a methodology and tool flow that let customers know up-front if they are developing register-transfer-level ...
Thanks to a fast, built-in synthesis engine, Atrenta's SpyGlass 3.0 predictive-analysis tool detects very complex structural problems in register transfer level (RTL) code that would otherwise only ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results