Stop Googling. The answer is staring you right in the face—you just have to read it.
Abstract: Two formal design techniques are presented to realize pass logic networks in NMOS and CMOS technologies. The first technique uses a modified Karnaugh map minimization procedure, which can be ...